

<section-header><section-header><section-header><section-header><section-header>

Today

Architecture/Microarchitecture: What is the difference?

In detail: Intel Skylake


Crucial microarchitectural parameters

Peak performance


Operational intensity

Brief: Apple M1 processor

3



MMX: Multimedia extension	Inte	el x86	Processors (subset)	
SSE: Streaming SIMD extension		x86-16	8086 286	1978
AVX: Advanced vector extensions		х86-32 ММХ	386 486 Pentium Pentium MMX	
Backward compatibl Old binary code (≥ 8086		SSE SSE2 SSE3	Pentium III Pentium 4 Pentium 4E	
runs on newer processo	ors.	x86-64	Pentium 4F Core 2	time
New code to run on o processors?	old	SSE4	Penryn Core i3/5/7	
Depends on compiler fl	ags.	AVX AVX2	Sandy Bridge Haswell	
		AVX-512	Skylake-X	
			Icelake	
				5



FMA = Fused Multiply-Add

 $x = x + y \cdot z$

Done as one operation, i.e., involves only one rounding step

Better accuracy than sequence of mult and add


Natural pattern in many algorithms


```
/* matrix multiplication; A, B, C are n x n matrices of doubles */
for (i = 0; i < n; i++)
  for (j = 0; j < n; j++)
    for (k = 0; k < n; k++)
        C[i*n+j] += A[i*n+k]*B[k*n+j];</pre>
```


Exists only recently in Intel processors





MMX: Multimedia extension		Intel x86		Processors (subset)	
SSE: Streaming SIMD extension			x86-16	8086 286	
AVX: Advanced vector extensions			x86-32	386 486	
4-way 2-way (single — double —		MMX SSE SSE2 SSE3	Pentium Pentium MMX Pentium III Pentium 4 Pentium 4E	
			x86-64 SSE4	Pentium 4F Core 2 <i>Penryn</i> Core i3/5/7	time
8-way single, 4-way o	double — FMAs —		—— AVX —— AVX2	Sandy Bridge Haswell	
16-way single, 8-way o	double —		- AVX-512	Skylake-X	L
				Icelake	
































Superscalar Processor

Definition: A superscalar processor can issue and execute *multiple instructions in one cycle*. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.

Benefit: Superscalar processors can take advantage of *instruction level parallelism (ILP)* that many programs have


Most CPUs since about 1998 are superscalar


Intel: since Pentium Pro

Simple embedded processors are usually not superscalar





			ls and i	orts	(Skyla	ке)	
Port 0	Port 1	L Port 2	2 Port 3	Port 4	Port 5	Port 6	Port 7
fp fma	fp fm	a load	load	store	SIMD log	Int ALU	st addr
fp mul	fp mu				shuffle		
fp add	fp ad		execution u	nits	fp mov		
fp div	SIMD I	og fp :	= floating point		Int ALU		
SIMD log	Int AL		= logic units do scalar <i>an</i>	d vector flops			
Int ALU		SIN	1D log: other, non	-fp SIMD ops			
Execution Unit (fp)	Latency [cycles]	Throughput [ops/cycle]	Gap [cycles/issue]		oort can issue L/throughput		tion/cycle
fma	4	2	0.5	• Intel so	iys gap for tl	he throughp	ut!
mul	4	2	0.5	Same e	exec units for	scalar and v	ector flops
add	4	2	0.5		Same latency/throughput for scalar (one double) and AVX vector (four doubles		
div (scalar) div (4-way)	14 14	1/4 1/8	4 8	flops, e	except for div	,	






Port 0	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7
Ļ					1		
fp fma	fp fma	load	load	store	SIMD log	Int ALU	st addr
fp mul	fp mul	st addr	st addr		shuffle		
fp add	fp add	exe	ecution un	nits	fp mov		
fp div	SIMD log				Int ALU		
	•						
•	Int ALU						
•					IIII ALO		
SIMD log	Int ALU	s are at	least red	nuired (r		r ons)2	
SIMD log Int ALU	Int ALU			quired (r		r ops)?	n/2
SIMD log Int ALU Iow ma	Int ALU any cycle	dds and n	mults in tl	he C code	no vecto		n/2
SIMD log Int ALU Iow ma	Int ALU any cycle	dds and n	mults in tl		no vecto		n/2 n
SIMD log Int ALU Iow ma function	Int ALU any cycle n with n ac	dds and n	mults in tl nult instru	he C code	no vecto		
SIMD log Int ALU IOW Ma function function	Int ALU any cycle n with n ac n with n ac n with n ac	dds and n dd and n n dds in the	mults in tl nult instru C code	he C code	no vecto the assem		n







Firestorm Microarchitecture

Integer ports:

- 1: alu + flags + branch + addr + msr/mrs nzcv + mrs
- 2: alu + flags + branch + addr + msr/mrs nzcv + ptrauth
- 3: alu + flags + mov-from-simd/fp?
- 4: alu + mov-from-simd/fp?
- 5: alu + mul + div
- 6: alu + mul + madd + crc + bfm/extr

Load and store ports:

- 7: store + amx
- 8: load/store + amx
- 9: load 10: load

FP/SIMD ports:

11:	fp/simd	

- 12: fp/simd
- 13: fp/simd + fcsel + to-gpr
- 14: fp/simd + fcsel + to-gpr + fcmp/e + fdiv + ...

Instruction	Latency [cycles]	Throughput [ops/cycle]	Gap [cycles/issue]
add	3	4	0.25
mul	4	4	0.25
div	10	1	1
load		3	0.33
store		2	0.5

Latency and throughput of FP instructions in double precision. The numbers are the same for scalar and vector instructions.

This information is based on black-box reverse engineering https://dougallj.github.io/applecpu/firestorm.html

29

nteger ports: .: alu + br + mrs		Instruction	Latency [cycles]	Throughput [ops/cycle]	Gap [cycles/issue]
2: alu + br + div + ptrauth 3: alu + mul + bfm + crc		add	3	2	0.5
		mul	4	2	0.5
oad and store ports: I: load/store + amx i: load		div (scalar) div (2-way)	10 11	1 0.5	1 2
		load		2	0.5
FP/SIMD ports: 5: fp/simd		store		1	1
': fp/simd + fcsel + to-gpr + fcmp/e	e + fdiv +		numbers a	are the same for	tions in double scalar and vector

Apple M2

Launched in June 2022

5 nm

Firestorm/Icestorm \rightarrow Avalanche/Blizzard https://en.wikipedia.org/wiki/Apple_M2

Apple M3

Possible launch late 2023

3 nm

1 nm is still under research/development but seems possible A typical atom has length 0.1–1 nm



