

Organization

Research project: Deadline March 12th

Finding team: fastcode-forum@lists.inf.ethz.ch

2

Today

Architecture/Microarchitecture: What is the difference?

In detail: Intel Haswell and Sandybridge

Crucial microarchitectural parameters

Peak performance

Operational intensity

Definitions Architecture (also instruction set architecture = ISA): The parts of a processor design that one needs to understand to write assembly code Examples: instruction set specification, registers Some assembly code ipf: Counterexamples: cache sizes and core frequency xorps %xmm1, %xmm1 xorl %ecx, %ecx .L8 Example ISAs jmp .L10: **x86** movslq %ecx,%rax incl %ecx I ia movss (%rsi,%rax,4), %xmm0 mulss (%rdi,%rax,4), %xmm0 MIPS addss %xmm0, %xmm1 .L8: POWER cmpl %edx, %ecx jl .L10 SPARC movaps %xmm1, %xmm0 ARM ret 4

3

MMX: Multimedia extension	Intel x	86	Processors (subset)	
SSE: Streaming SIMD extension		x86-16	8086 286	
AVX: Advanced vector extensions		x86-32	386 486 Pentium	
		MMX SSE	Pentium MMX Pentium III	
Backward compatible: Old binary code (≥ 8086)		SSE2 SSE3	Pentium 4 Pentium 4E	
runs on newer processors.		x86-64	Pentium 4F Core 2	time
New code to run on old processors?		SSE4	<i>Penryn</i> Core i3/5/7	
Depends on compiler flags.		AVX AVX2	Sandy Bridge Haswell	
		AVX-512	Skylake-X	
				5





MMX: Multimedia extension		Intel x8	6	Processors (subset)	
SSE: Streaming SIMD extension			x86-16	8086 286	
AVX: Advanced vector extensions			x86-32	386 486	
			MMX	Pentium Pentium MMX	
4-way	single —		SSE	Pentium III	
2-way o	double —		SSE2	Pentium 4	
			SSE3	Pentium 4E	
			x86-64	Pentium 4F Core 2	time
			SSE4	Penryn Core i3/5/7	
8-way single, 4-way	double —		AVX	Sandy Bridge	
	FMAs —		AVX2	Haswell	
16-way single, 8-way o	double —		——AVX-512	Skylake-X	Ļ



Intel's Tick-Tock Model		Core Conroe Wolfdale	65 nm — 2007
Tick: Shrink of process technology	Tick 🤇	Nehalem Nehalem Westmere	45 nm — 2010 32 nm
2016: Tick-tock model got discontinued Now:	Tock <	Sanay Briage Sandy Bridge Ivy Bridge	2012 22 nm
process (tick) architecture (tock) pptimization (opt)		Haswell Broadwell	- 2014
Evample: Core and successors	Opt < Tick <	Skylake Kaby Lake Coffee Lake Cannon Lake	
Shown: Intel's microarchitecture code names server/mobile may be different)		Ice Lake Ice Lake Tiger Lake	10 nm
			7 nm
			↓ 10























oing	of exe	cutior	n unit	s to p	orts		
Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	
fp fma	a load	load	store	SIMD log	Int ALU	st addr	
fp mu	l st addr	st addr		shuffle			
fp add	d ex	ecution un	its	fp mov			
SIMD lo	fp = fl	oating point		Int ALU			
Int AL	U log = l fp uni	ogic ts do scalar <i>and</i>	vector flops				
	SIMD	log: other, non-	fp SIMD ops				
Latency [cycles]	Throughput [ops/cycle]	Gap [cycles/issue]	Every Gap =	ort can issue one instruction/cy 1/throughput			
5	2	0.5	Intel c	el calls gap the throughput!			
5	2	0.5	Same	me exec units for scalar and vector flo			
3	1	1	 Same latency/throughput for scalar (one double) and AVX vector (four c 			r scaiar r (four doul	
14-20	1/13 1/27	13 27	flops, except for div				
	Port 1 fp fmu fp mu fp add SIMD k Int ALL Latency [cycles] 5 5 5 3 14-20 25-35	Port 1 Port 2 fp fma load fp mul st addr fp add Port 2 fp fma load fp fma load fma	Port 1 Port 2 Port 3 Port 1 Port 2 Port 3 fp fma load load load fp fma load load load fp mul st addr st addr st addr fp add execution un st addr st addr SIMD log fp = floating point log = logic fp units do scalar and SIMD log: other, non- Latency Throughput [ops/cycle] Gap [cycles/issue] 5 2 0.5 5 3 1 1 14-20 1/13 13 25-35 1/27 27	Port 1 Port 2 Port 3 Port 4 fp idad load store fp mul st addr st addr fp add execution units SIMD log fp = floating point log = logic fp units do calar and vector flops SIMD log: other, non-fp SIMD ops int ALU Throughput [cycles] Gap [cycles]/issue] • 5 2 0.5 • 3 1 1 • 14-20 1/13 13 13	Port 1 Port 2 Port 3 Port 4 Port 5 fp fma load load store SIMD log fp mul st addr st addr shuffle fp add execution units fp mov SIMD log fp = floating point Int ALU log = logic fp units do scalar and vector flops SIMD log: other, non-fp SIMD ops . Latency Throughput [ops/cycle] Gap [cycles/issue] . Every port can iss . 5 2 0.5 5 2 0.5 5 2 0.5 5 2 0.5 5 2 0.5 5 2 0.5 5 2 0.5 14-20 1/13 . .	Sing of execution units to ports Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 fp fma load load store SIMD log Int ALU fp mul st addr st addr shuffle fp add execution units fp mov SIMD log fp = floating point fp mov log = logic fp units do scalar and vector flops SIMD log: other, non-fp SIMD ops • Every port can issue one inst idatency Throughput Gap • icyclesi 0.5 2 0.5 • s and latency/throughput for (one double) and AVX vector flops, except for div Same exec units for scalar ar	











