








- Architecture/Microarchitecture: What is the difference?
- In detail: Core 2/Core i7
- Crucial microarchitectural parameters
- Peak performance
- Operational intensity








































```
/* matrix multiplication; A, B, C are n x n matrices of doubles */
for (i = 0; i < n; i++)
   for (j = 0; j < n; j++)
      for (k = 0; k < n; k++)
        C[i*n+j] += A[i*n+k]*B[k*n+j];</pre>
```


Operational intensity:


- Flops: W(n) = 2n³
- Memory/cache transfers (doubles): ≥ 3n² (just from the reads)
- Reads (bytes): Q(n) ≥ 24n²
- Operational intensity: I(n) = W(n)/Q(n) ≤ 1/12 n

















MMX: Multimedia extension			
SSE:	Intel x86	Processors	
Streaming SIMD extension	x86-16	8086	
AVX:			
Advanced vector extensions		286	_
	x86-32	386	
		486	
		Pentium	
	MMX	Pentium MMX	
	SSE	Pentium III	
	SSE2	Pentium 4	time
	SSE3	Pentium 4E	
	x86-64 / em64t	Pentium 4F	
		Core 2 Duo	
	SSE4	Penryn	
		Core i7 (Nehalem)	
	AVX	Sandy Bridge	•
	AVX2	Haswell	
			24



ingle-precision (SP) FP MUL ouble-precision FP MUL	4, 1 5, 1	4, 1	Issue port 0; Writeback port 0	SSE based FP
P MUL (X87)	5, 1	5, 1	Issue port 0; Writeback port 0	x87 FP
P Shuffle NV/SQRT	1, 1	1, 1	FP shuffle does not handle QW shuffle.	X07 11
 Assume 3 GF 6 Gflop/s sco 		k perforn	nance on one core	
6 Gflop/s sco	alar pea		_	
6 Gflop/s sco Vector double	alar pear precisio	on (SSE2)	
6 Gflop/s sco Vector double 1 vadd and 1	precisic vmult /	on (SSE2	_	
6 Gflop/s sco Vector double 1 vadd and 1 Assume 3 GH	precisic vmult / Iz:	on (SSE2 cycle (2-) way): 4 flops/cycle	
6 Gflop/s sco Vector double 1 vadd and 1 Assume 3 GH	precisic vmult / Iz:	on (SSE2 cycle (2-)	
6 Gflop/s sco Vector double 1 vadd and 1 Assume 3 GH	precisic vmult / iz: eak perf	on (SSE2 cycle (2-) way): 4 flops/cycle	
6 Gflop/s sco Vector double 1 vadd and 1 Assume 3 GH 12 Gflop/s po Vector single p	precisic precisic vmult / lz: eak perf recisior	on (SSE2 cycle (2- formance n (SSE)) way): 4 flops/cycle	
6 Gflop/s sco Vector double 1 vadd and 1 Assume 3 GH 12 Gflop/s po Vector single p	precisic vmult / lz: eak perj recisior	on (SSE2 cycle (2- formance n (SSE)) way): 4 flops/cycle e on one core	





Summary

- Architecture vs. microarchitecture
- To optimize code one needs to understand a suitable abstraction of the microarchitecture
- Operational intensity:
 - High = compute bound = runtime dominated by data operations
 - Low = memory bound = runtime dominated by data movement