







3



Pentium 4 (Nocona)		1/Throughput =
nstruction	Latency	Cycles/Issue
oad / Store	5	1
nteger Multiply	10	1
nteger/Long Divide	36/106	36/106
ingle/Double FP Multiply	7	2
ingle/Double FP Add	5	2
ingle/Double FP Divide	32/46	32/46
Core 2		
nstruction	Latency	Cycles/Issue
.oad / Store	5	1
nteger Multiply	3	1
nteger/Long Divide	18/50	18/50
ingle/Double FP Multiply	4/5	1
ingle/Double FP Add	3	1
Single/Double FP Divide	18/32	18/32





## **Example Computation (on Pentium 4)**

```
void combine4(vec_ptr v, data_t *dest)
{
    int i;
    int length = vec_length(v);
    data_t *d = get_vec_start(v);
    data_t t = IDENT;
    for (i = 0; i < length; i++)
        t = t OP d[i];
    *dest = t;
}
d[0] OP d[1] OP d[2] OP ... OP d[length-1]
data_t: float or double or int
OP:        + or *
IDENT: 0 or 1</pre>
```



Q



|--|



























FP *	Unrolling Factor L							
К	1	2	3	4	6	8	10	12
1	7.0	7.0		7.0		7.0		
2		3.5		3.5		3.5		
3			2.34					
4				2.0		2.0		
6					2.0			2.0
8						2.0		
10							2.0	
12								2.0
FP *	Unrolling Factor L							
к	1	2	3	4	6	8	10	12
1	4.0	4.0		4.0		4.0		
2		2.0		2.0		2.0		
3			1.34					
4				1.0		1.0		
6					1.0			1.0
8						1.0		
10							1.0	
12								1.0

## Summary (ILP)

- Instruction level parallelism may have to be made explicit in program
- Potential blockers for compilers
  - Reassociation changes result (FP)
  - Too many choices, no good way of deciding

## Unrolling

- By itself does often nothing (branch prediction works usually well)
- But may be needed to enable additional transformations (here: reassociation)

## How to program this example?

- Solution 1: program generator generates alternatives and picks best
- Solution 2: use model based on latency and throughput

27